A novel application-dependent interconnect testing scheme of Xilinx Field Programmable Gate Arrays (FPGAs) based on line branches partitioning is presented. The targeted line branches of the interconnects in FPGAs' Application Configurations (ACs) are partitioned into multiple subsets, so that they can be tested with compatible Configurable Logic Blocks (CLBs) configurations in multiple Test Configurations (TCs). Experimental results show that for ISCAS89 and ITC99 benchmarks, this scheme can obtain a stuck-at fault coverage higher than 99% in less than 11 TCs.
Introduction
Application-dependent testing of FPGAs tries to detect the defects in the resources utilized in a specific AC of FPGAs to ensure the application is fault-free. It can be adopted by FPGA manufacturers to provide customer-specific FPGAs and may also be performed by the users to find the faulty FPGAs in high reliability systems. The "Test pattern generation Optimization for FPGA" (TOF) procedure is proposed in [1] to speed up the test pattern generation process for the ACs, and a new CLB architecture with implicit scan feature is then presented to improve the fault coverage obtained by TOF for sequential ACs [2] . However, this feature is still unavailable in Xilinx FPGAs, and scan insertion is too costly for the ACs of Xilinx FPGAs. In [3] - [5] , TCs are generated by modifying the used CLBs' configurations to facilitate the testing of the interconnects' faults. Although the schemes in [3] - [5] can obtain high coverage for the targeted faults, they make a common implicit assumption, which is that all the logic resources used in the ACs are Look-Up Tables (LUTs) , while, in fact, modern FPGAs typically contain many non-LUT logic resources which are commonly used in the ACs.
We present a novel application-dependent interconnect testing scheme of Xilinx FPGAs in this letter. The interconnects in FPGAs' ACs are decomposed into line branches, and the targeted line branches are then partitioned into multiple subsets which satisfy that CLBs' configurations required to test the line branches in each subset are compatible. Multiple TCs are then generated with one TC for each Manuscript subset. This scheme requires no scan insertion and poses no limitation on the types of the logic resources used in the ACs, and experimental results show that it can obtain high stuck-at fault coverage in only a few TCs. Therefore, it is effective for Xilinx FPGAs. The rest of this letter is organized as follows. In Sect. 2, we describe the presented application-dependent interconnect testing scheme. Theoretical analysis and experimental results are then given in Sects. 3 and 4. Finally, Sect. 5 concludes this letter.
The Presented Scheme
This scheme first decomposes the interconnects in Xilinx FPGAs' ACs into line branches, which are the paths connecting the interconnects' sources and sinks, and then tests the stuck-at 0/1 faults of all targeted line branches by applying the 0-1-0 stimulus at their sources and observing the responses at their sinks.
In Xilinx FPGAs, a line branch may connect between Input/Output Blocks (IOBs), CLBs and hard IPs. As shown in Fig. 1 , if a line branch takes IOB as its source (sink), then the 0-1-0 stimulus (the response) can be applied (observed) directly via the corresponding pin. For those line branches with CLBs' outputs as their sources, the CLBs are configured as Stimulus Generators (SGs) which have the general form shown in Fig. 1 , to generate the 0-1-0 stimulus. Since it is hard to generate the 0-1-0 stimulus on hard IPs' outputs, our scheme doesn't test the line branches of which the sources are hard IPs' outputs. Because the number of these line branches is typically small compared with the total number of all line branches, excluding them from the targeted line branches can only cause little lose of the fault coverage. For the line branches of which the sinks are CLBs and hard IPs' inputs, since the values of all inputs of CLBs and 
, then a CLB's configuration library set T = {t 1 , t 2 , . . . , t m } can be constructed, in which t i implements the RC (SG) for
, one CLB may not be configured as t i and t j at the same time. The configurations t i and t j are said to be imcompatible in such cases, and compatible in the other cases. As a consequence, it may be impossible to simultaneously test all line branches connected some CLBs in one TC. Therefore, the targeted line branches need to be partitioned into multiple subsets that satisfy the condition that the CLBs' configurations required to test the line branches in each subset be compatible. Then, multiple TCs can be generated with one TC for each subset. Because the test time is dominated by the configuration time, the number of TCs, that is the number of the subsets, should be minimized. This partitioning problem can be converted into the vertex coloring problem of graph theory as follows. Suppose the set of the targeted line branches is L = {l 1 , l 2 , . . . , l n }, and the two line branches l i and l j are said to be conflictive, iff the required configurations of their connected CLBs are imcompatible. Then an undirected graph G = V, E with |V| = n can be formed as follows. In graph G, vertex v i corresponds to l i , and edge e i j connecting v i and v j belongs to E iff l i and l j are conflictive. After determining an optimal vertex coloring of graph G, the line branches which have the same coloring of their corresponding vertices are partitioned into the same subset. Thus minimum TCs can be obtained to test all targeted line branches. Since the vertex coloring problem is a well-known NP-complete problem, the simple Recursive-Largest-First algorithm is adopted to solve it [7] . An illustrative example of which n is 7 is given in Fig. 2 , and the resultant partitioning subsets are {l 1 , l 2 , l 5 }, {l 3 , l 7 } and {l 4 , l 6 }. Consequently, three TCs are required to test all the 7 line branches. Fig. 2 The example of line branches partitioning.
Theoretical Analysis
If 
. Based on these definitions, the degree of vertex v i (1 ≤ i ≤ n) can be expressed by:
Note that the maximum value of b i j is the maximum fanout of CLBs' outputs, which is limited by the maximum fanout constraint. The value of this constraint may set to be hundreds, so the maximum value of d(v i ), that is (G), can be hundreds, which is a large number as the upper limit of O(G). However, with the same maximum fanout constraint, the values' distribution of b i j is independent of the size of the application circuits. As a result, the vertices' average degree of graph G will not grow with n, and is typically small. Suppose the vertices' average degree is z, and the edges of G are independent. Then the probability f for one vertex to be connected to any other vertex is z/(n − 1), which can be approximated by z/n for large n. Consequently, the probability of this vertex to have a degree of q, which is denoted by f q , can be given by:
The second equality of Eq. (2) becomes exact when n q. It shows that the vertices' degrees are distributed approximately as a Poisson distribution [8] . Based on this observation, for an AC of which O(G) is too large, we can make a tradeoff between the fault coverage and the test time as follows. We can choose an appropriate integer u, and then by deleting all vertices of which the degrees are larger than u from G, we can obtain an induced subgraph G s which satisfy that O(G s ) ≤ u + 1. This means that the remained line branches can be tested with less than u + 1 TCs, and the fault coverage with the tradeoff can be denoted by:
which shows that different u can lead to different tradeoff between the test time and the fault coverage. 
Experimental Results
The experiments are carried out for the largest ISCAS 89 and ITC99 benchmarks on Xilinx Virtex-4 xc4vlx60 FPGA. The CLB architecture of Virtex-4 FPGAs is analyzed to construct the CLB configuration library set T . Then, based on the presented scheme, we write a tool in C and Perl to automatically generate the TCs for the ACs. Table 1 gives the experimental data, in which N IP (N AL ) is the number of the used IPs (all line branches), |E| is the number of the edges in G, N TC (N TC ) is the number of the generated TCs without (with) a tradeoff, and FC (FC ) is the obtained fault coverage without (with) a tradeoff. FC T is the theoretical coverage with the upper degree limit (u) chosen as in Table 1 . We can find that for all experimental benchmarks, N TC are less than 11, and FC are higher than 99%. The average degrees z are small compared with n, and almost the same despite of the benchmarks' sizes. Although the values of N TC are already as small as z for all experimental benchmarks, we still perform the tradeoff experiments, and the results show that FC conform well to FC T . Figure 3 shows that the real degrees' distributions in graph G for s5378 and b22 are close to the ideal Poisson distributions, which further verifies our theoretical analysis.
Conclusion
A novel application-dependent interconnect testing scheme of Xilinx FPGAs is presented. This scheme doesn't need to insert scan chains in FPGAs' ACs, and it also doesn't limit the types of the used logic resources. Experimental results show that it can obtain high stuck-at fault coverage in only a few TCs. Therefore, this scheme is effective for Xilinx FPGAs.
